1.
Pardesi I. Understanding Memory Hierarchies In Embedded AI: From Cache To DDR. JICRCR [Internet]. 2025 Dec. 19 [cited 2026 Aug. 29];:226-33. Available from: https://jicrcr.com/index.php/jicrcr/article/view/3526