P. S. Paladugu, “HBM4 Integration In AI/HPC Chiplet Architectures: Co-Design And Telemetry-Driven Optimization”, JICRCR, pp. 308–323, Feb. 2026.