I. Pardesi, “Understanding Memory Hierarchies In Embedded AI: From Cache To DDR”, JICRCR, pp. 226–233, Dec. 2025.