[1]
K. V. Reddy, “Formal And AI Hybrid Techniques For Scalable Verification Of Large System-On-Chips”, JICRCR, pp. 170–177, Nov. 2025.