Pardesi, I. Understanding Memory Hierarchies In Embedded AI: From Cache To DDR. JICRCR 2025, 226-233.