Return to Article Details Formal And AI Hybrid Techniques For Scalable Verification Of Large System-On-Chips Download Download PDF